In this paper we study and compare the performance of FPGA-based implementations of the venal AES candidates MARS, RC6, Rijndael, Serpent, and Two sh. FPGAs seem to match extremely well with the operations required by the nal candidates. Among the various time-space implementation tradeo s, we focused primarily on time performance. The time performance metrics are throughput and latency. Throughput corresponds to the amount of data processed p er time unit while latency is the time required to adapt an algorithm to the input key. Time performance and area r e quirement results are p r ovided for all the nal AES candidates. To the best of our knowledge, we are not aware of any published extensive results for all the AES nal candidates. Our FPGA implementations show that superior performance c an be achieved c ompared with software implementations. In particular, the latency is reduced by a factor of 20-700 while the throughput speedup is 4-20.
Introduction
The projected key role of AES in the 21st century cryptography led us to implement the AES nal candidates using Field Programmable Gate Arrays FPGAs. The goal of this study is to evaluate the performance of the AES nal candidates on FPGAs and to This research w as performed as part of the MAARCII project. This work is supported by the DARPA Adaptive Computing Systems program under contract no. DABT63-99-1-0004 monitored by F ort Huachuca. y J. D. P. Rolim is with the Centre Universitaire d'Informatique, Universite de Geneve, 24 Rue General Dufour, 1211 Geneve 4, Switzerland. This work was performed while he was visiting the University of Southern California. make performance comparisons. In addition, we e v aluate the suitability of recon gurable hardware as an alternative solution for AES implementations.
In this study, w e concentrate only on performance issues. We assume that all the considered algorithms are secure. Time performance and area requirements results are provided for all the nal candidates. The time performance metrics are throughput and latency. Throughput corresponds to the amount of data processed per time unit while latency is the time required to adapt an algorithm to the input key i.e. keysetup. Besides the throughput metric, the latency metric is the key measure for applications where a small amount of data is processed per key and key context switching occurs repeatedly. T o the best of our knowledge, we are not aware of any published extensive results for all the AES nal candidates.
In 17 , the results are based on estimates and are focused on high-level issues that a ect the time performance. In 10 , the cryptographic core of Serpent was implemented using FPGAs. Only performance results for the cryptographic core were shown. In addition, in 14 , the cryptographic cores of RC6 and Twofish were implemented using their own non FPGA-based recon gurable architecture. Again, only performance results for the cryptographic core were shown. No results regarding the key-setup of the algorithms were provided in 10, 14 . FPGA technology is a growing area that has the potential to provide the performance bene ts of ASICs and the exibility of processors. This technology allows application speci c hardware circuits to be created on demand to meet the computing and interconnect requirements of an application. Moreover, these hardware circuits can be dynamically modi ed partially or completely in time and in space based on the requirements of the operations under execution 5, 13 .
Software-based AES implementations provide superior exibility since any algorithm can be virtually executed on a processor. However, for data rates higher than those found in a T1 line, software-driven solutions are inadequate. In this case, ASIC-based solutions can provide the required time performance. However, the functionality of an ASIC design is restricted by the designed parameters provided during fabrication. Hence, any update to an ASIC-based platform incurs high cost. As a result, ASIC-based approaches lack exibility. On the other hand, FPGAbased solutions can o er an alternative approach that combines exibility, agile key switching, and high performance.
Private-key cryptographic algorithms seem to t extremely well with the characteristics of the FPGAs. The ne-granularity of FPGAs matches extremely well the operations required by private-key cryptographic algorithms such as bit-permutations, bit-substitutions, look-up table reads, and boolean functions. On the other hand, the constant bit-width required alleviates accuracy-related implementation problems and facilitates e cient designs. Moreover, the inherent parallelism of the algorithms can be eciently exploited in FPGAs. Multiple operations can be executed concurrently resulting in higher throughput compared with software-based implementations. Moreover, the key-setup circuit can run concurrently with the cryptographic core circuit resulting in low latency time and agile key-context switching.
In our implementations, we focus on the time performance. Our goal is to exploit, for each candidate, the inherent parallelism of the cryptographic core to optimize performance. Moreover, we exploit the lowlevel hardware features of FPGAs to enhance the performance of individual processing elements. Our time performance results are compared with the softwarebased results of the NIST's E ciency Testing for Round1 AES Candidates" 1 . Finally, comparisons are made among the implementations in terms of time performance and area requirements.
An overview of FPGAs and FPGA-based cryptography is given in Section 2. In Section 3, general aspects of our implementations are discussed. The implementation results for each algorithm are described in Section 4. In Section 5, time performance comparisons with software implementations are made. A comparative analysis among the results of all the candidates is performed in Section 6. Finally, in Section 7, possible future work is described and concluding remarks are made.
FPGA Overview
Processors and ASICs are the cores of the two major computing paradigms of our days. Processors are general purpose and can virtually execute any operation. However, their performance is limited by the restricted interconnect, datapath, and instruction set provided by the architecture. Conversely, ASICs are application speci c and can achieve superior performance compared with processors. However, the functionality of an ASIC design is restricted by the designed parameters provided during fabrication. Any update to an ASIC-based platform incurs high cost. As a result, ASIC-based approaches lack exibility.
FPGA technology is a growing area of research that has the potential to provide the performance bene ts of ASICs and the exibility of processors. Application speci c hardware circuits can be created on demand to meet the computing and interconnect requirements of an application. Moreover, these hardware circuits can be dynamically modi ed partially or completely in time and in space based on the requirements of the operations under execution. As a result, superior performance can be expected compared with the performance of the equivalent software implementation executed on a processor.
FPGAs were initially an o shoot of the quest for ASIC prototyping with lower design cycle time. The evolution of the con gurable system technology led to the development of con gurable devices and architectures with great computational power. As a result, new application domains become suitable for FPGAs beyond the initial applications of rapid prototyping and circuit emulation. FPGA-based solutions have shown signi cant speedups compared with software and DSP based approaches for several application domains such as signal & image processing, graph algorithms, genetic algorithms, and cryptography among others.
The basic feature underlying FPGAs is the programmable logic element which is realized by either using anti-fuse technology or SRAM-controlled transistors. FPGAs 5, 1 3 h a v e a matrix of logic cells overlaid with a network of wires. Both the computation performed by the cells and the connections between the wires can be con gured. Current devices mainly use SRAM to control the con gurations of the cells and the wires. Loading a stream of bits onto the SRAM on the device can modify the con gurations. Furthermore, current FPGAs can be recon gured very quickly, allowing their functionality t o b e altered at runtime according to the requirements of the computation.
FPGA-based Cryptography
FPGA devices are a highly promising alternative for implementing private-key cryptographic algorithms. Compared with software-based implementations, FPGA implementations can achieve superior performance. The ne-granularity of FPGAs matches extremely well the operations required by private-key cryptographic algorithms e.g. bit-permutations, bitsubstitutions, look-up table reads, boolean functions. As a result, such operations can be executed more eciently in FPGAs than in a general-purpose computer.
Furthermore, the inherent parallelism of the algorithms can be e ciently exploited in FPGAs as opposed to the serial fashion of computing in an uniprocessor environment. At the cryptographic-round level, multiple operations can be executed concurrently. On the other hand, at the block-cipher level, certain operation modes allow concurrent processing of multiple blocks of data. For example, in the ECB mode of operation, multiple blocks of data can be processed concurrently since each data block is encrypted independently. Consequently, i f p rounds are implemented, a throughput speed-up of p can be achieved compared with a single-round" based implementation one round is implemented and is reused repeatedly. On the contrary, in feedback modes of operation e.g. CBC, CFB, where encryption results of each block are fed back i n to the encryption of the current block 15 , encryption can not be parallelized among consecutive blocks of data. As a result, the maximum throughput that can be achieved is equal to the throughput achieved by a single-round" based implementation.
Besides throughput, FPGA implementations can also achieve agile key-context switching. Key-context switching includes the generation of the required keydependent data for each cryptographic round e.g. subkeys, key-dependent S-boxes. A cryptographic round can commence as soon as its key-related data is available. In the case of software implementations, the cryptographic process can not commence before the key-setup process for all the rounds is completed. As a result, excessive latency is introduced making keycontext switching ine cient. On the contrary, in FPGAs, each cryptographic round can commence as early as possible since the key-setup process can run concurrently. As a result, minimal latency can be achieved.
Security issues also make FPGA implementations more advantageous than software-based solutions. An encryption algorithm running on a generalized computer has no physical protection 15 . Hardware cryptographic devices can be securely encapsulated to prevent a n y modi cation of the implemented algorithm. In general, hardware-based solutions are the embodiment o f c hoice for military and serious commercial applications e.g. NSA authorizes encryption only in hardware 15 .
Finally, e v en if ASICs can achieve superior performance compared with FPGAs, their exibility is restricted. Thus, the replacement of such applicationspeci c chips becomes very costly 11 while FPGAbased implementations can be adapted to new algorithms and standards. However, if ultimate performance is essential, ASICs solutions are superior.
Implementation & Design Decisions
As a hardware target for the proposed implementations, we h a v e c hosen the Xilinx Virtex family of FPGAs. Virtex is a high-capacity, high-speed performance FPGA providing a superior system integration feature set 19 . For mapping onto VIRTEX devices, we used the Foundation Series v2.1i software development tool. The con guration of the tool remained the same for all the implementations. All the results were based on placed-and-routed implementations that included both the key-setup component and the cryptographic core along with their control circuit.
Among the various time-space tradeo s, we focused primarily on time performance. Our goal was to maximize throughput for the cryptographic core of each candidate algorithm. We h a v e exploited the inherent parallelism of each cryptographic core and the lowlevel hardware features of FPGAs to enhance the performance. Moreover, the latency issue was of primary interest, that is, the cryptographic core has to commence as early as possible. Based on the achieved throughput, we designed the key-setup component t o sustain the data rate of the cryptographic core and to achieve minimal latency. E v en if an algorithm does not support on-the-y key generation in the software domain, the key setup can be executed concurrently with the cryptographic core.
For each algorithm we implemented the encryption block cipher for 128-bit data blocks using 128-bit keys. A single-round" based design was chosen for each implementation. Since one round is implemented and is reused repeatedly, the throughput results correspond to 128 n tround , where n and t round are the the number of required rounds and the encryption time per round respectively. Similar performance analysis can be performed for larger sizes of data blocks and keys as well as for implementations that process multiple blocks of data concurrently.
To implement e cient k ey-setup circuits, we t o o k advantage of the embedded memory modules Block SelectRAM of the Virtex FPGAs 19 . The Virtex FPGA Series provides dedicated on-chip blocks of true dual-read write port synchronous RAM, with 4096 memory cells each. Depending on the size of the device, 32-132 Kbits of data can be stored using the Block SelectRAM memory modules. The keysetup circuit utilizes these memory modules to pass its results to the cryptographic core. As a result, the cryptographic core can commence as soon as the keydependent data e.g. subkeys, S-boxes for the rst encryption round is available in the memory modules. Then, during each encryption round, the cryptographic core reads the corresponding data from the memory modules.
For each algorithm, we h a v e also implemented the key-setup circuit and the cryptographic core separately. For all the implementations, the maximum clock speed of the key-setup circuit was higher than the maximum clock speed of the cryptographic core. Based on the results of these individual implementations, we also provide latency estimates in case two di erent clocks are used.
Regarding the cryptographic cores, the majority o f the required operations t extremely well in Virtex FPGAs. The permutations and substitutions can be hard-wired while distributed memory can be used as look-up tables. In addition, boolean functions, datadependent rotations, and addition can be mapped very e ciently onto Virtex FPGA. Wherever a multiplication with a constant w as required, constant coe cient multipliers were utilized to enhance the performance compared with regular" multipliers. Regular multiplication is required only by the MARS and RC6 block ciphers. In both cases, two 32-bit numbers are multiplied and the lower 32-bit of the output are used in the encryption process. We tried the multipliermacros provided for Virtex FPGAs but we found that they were a performance bottleneck. Besides the excessive latency that was introduced due to the numerous pipeline stages, excessive area was also required since the full multiplier was mapped onto the FPGA. Instead of using these macros, a multiplier that computes partial results in parallel and outputs only the required 32-bits was used. As a result, the latency was reduced by more than 50 and the area requirements were also reduced signi cantly.
Implementation Results
In the following, implementation results as well as relevant performance issues speci c to each algorithm are provided. The latency results are represented both as absolute time and as the fraction of the corresponding encryption time of one 128-bit block of data. In addition, the throughput results are represented both as encryption rate and as encryption rate elaborated on area. Finally, area requirements results are provided for both the key-setup and the cryptographic core circuits. In the following, the order of presenting the algorithms is alphabetic. Detailed algorithmic information for each candidate can be found in 6, 12, 7, 2, 16 .
MARS
The MARS block cipher is the IBM submission to AES 6 . The time performance and area requirements results for our MARS implementation are shown in Tables 1 and 2 . Key Schedule The MARS key expansion procedure expands the input 128-bit key into a 1280-bit key. First a linear-key expansion occurs following by stirring the key-words based on an S-box. Both processes involves simple operations performed repeatedly. H o w ever, the nal stage of modifying the multiplication key-words involves string-matching operations that are relatively expensive functions. Stringmatching is an expensive operation compared with the rest of the operations required by MARS. A compact implementation of string-matching introduces high latency while a high-performance implementation increases the area requirements dramatically. In our implementation, the last stage of the key-expansion process i.e. string-matching was not implemented. In spite of this, the introduced latency was still relatively high the worst among all the implementations considered in this paper.
Cryptographic Core The cryptographic core of MARS consists of a 16-round cryptographic layer wrapped with two l a y ers of 8-round forward" and backward mixing" 6 . In our implementation only one round of each l a y er was implemented that was used repeatedly. In our implementation, while the encryption time for the rst block of data is 32 clock cycles, the encryption time for every following block of data is 16 clock cycles. We h a v e a c hieved this improvement b y increasing the utilization factor of the processing stages i.e. all the three processing stages execute in parallel. As a result, high throughput was achieved.
RC6
The RC6 block cipher is the AES proposal of the RSA Laboratories and R. L. Rivest from the MIT Laboratory for Computer Science 12 . The implemented block cipher corresponds to w = 32-bit round keys, r = 20 rounds, and b = 14-byte input key. The time performance and area requirements results for our RC6 implementation are shown in Tables 3 and 4 . scheduling is fairly simple. The round-keys are initialized based on two constants. We h a v e implemented the initialization procedure using a look-up table since it is the same for any input key. Then, the contents of the look-up table are used to generate the round-keys with respect to the input key. As a result, remarkably low latency can be achieved that is equal to the 15 of the time for encrypting a block of data.
Cryptographic Core The cryptographic core of RC6 consists of 20 rounds. The symmetry and regularity found in the RC6 block cipher resulted in a compact implementation. The entire data-block i s processed at the same time by using two identical circuits. The achieved throughput depended mainly on the e ciency of the multiplier.
Rijndael
The Rijndael block cipher is the AES proposal of J. Daemen Key Schedule The Rijndael key scheduling expands the input 128-bit key into a 1408-bit key. Simple operations are used that result in extremely low 
Serpent
The Serpent block cipher is the AES proposal of R. Anderson, E. Biham, and L. Knudsen from Technion, Cambridge University, and University of Bergen respectively 2 . The time performance and area requirements results for our Serpent implementation are shown in Tables 7 and 8 . Cryptographic Core The cryptographic core of Serpent consists of 32 rounds. The round transformation is a linear transform consisting of rotations, shifts, and XORoperations. Neither multiplication nor addition is required. As a result, the highest clock speed and the most compact implementation are achieved among all the implementations. Furthermore, the Serpent implementation has the highest area utilization factor i.e. throughput per area unit.
Two sh
The Two sh block cipher is the AES proposal of the Counterpane Systems, Hi fn, Inc., and D. Wagner from the University of California Berkeley 16 . The time performance and area requirements results of our implementation are shown in Tables 9 and 10. Key Schedule The Two sh key scheduling expands the input 128-bit key into a 1280-bit key. Moreover, it generates the key-dependent S-boxes used in the cryptographic core. Four 128-bit S-boxes are generated. Since our goal is to minimize latency, w e h a v e implemented a parallel version of the key scheduling consisting of 24 q 0 =q 1 permutation boxes and 2 MD S matrices 16 . Moreover, the RS matrix was implemented for the S-box generation. The matrices are used for constant matrix"-to-matrix multiplication over GF2 8 . The best known implementation o f a constant coe cient m ultiplier in FPGAs is by using a look-up table. As a result, low latency was achieved but excessive area was required. The area requirements represent the 70 of the total area. However, by implementing a more compact design e.g. reusing processing elements, increases the latency.
Cryptographic Core The cryptographic core of Two sh consists of 16 rounds. The structure of the round transformation is similar to the structure of the key-expansion circuit. The only major di erence is the S-boxes that the cryptographic core uses.
Latency Improvements
For each algorithm, we h a v e also implemented the key-setup circuit and the cryptographic core separately. F or each algorithm, the maximum clock speed of the key-setup circuit was higher than the maximum clock speed of the cryptographic core. Thus, by clocking each circuit at its maximum clock speed, improvement in latency can be achieved. No additional synchronization hardware is required since we can con gure the read write ports of the Block SelectRAMs having di erent clock speeds. In Table 11 , based on the results of these individual implementations, we provide the potential latency time improvement b y using two di erent clocks.
Clearly, the RC6 block cipher can achieve the best latency time improvement b y clocking the key-setup and the cryptographic core circuits at their maximum clock speeds. For the MARS block cipher, the results shown are based on an implementation that does not include the circuit for modifyingthe multiplication key-words. 5 Comparison with Software Implementations
Our performance results are compared with the software-based results of the NIST's E ciency Testing for Round1 AES Candidates" 1 . The reference platform for the NIST's e ciency testing was a Pentium Pro with 64 MB RAM running at 200 MHz. As noted in the corresponding report, NIST used only the optimized code provided by the submitters of the candidate algorithms.
In Table 12 , the latency results of our implementations and those of the software implementations are shown. The results are represented both as absolute time and as a fraction of the corresponding encryption time of one 128-bits block of data. Clearly, the FPGA implementations achieve signi cant reduction in the key-setup time by a factor of 20-700. On the contrary, the key-setup time of the software implementations is equal to the time for encrypting 3-13 blocks of data. In FPGAs, each cryptographic round can commence as early as possible since the key-setup process can run concurrently with the cryptographic core. In the case of software implementations, the cryptographic core can not commence before the keysetup process for all the rounds is completed. Thus, while FPGA implementations favor agile key-context switching, the software implementations require relatively long time for key-context switching. The latency metric is the key performance measure for applications where small amount of data is processed per key and key context switching occurs repeatedly. For example, in the case that a block cipher is used to perform a hash function, the input key changes for every other block of data 17 . In addition, the latency metric is critical for IPSec since the input key changes frequently depending on the lifetime of the established security association.
In Table 13 , encryption throughput results are shown and comparisons with the software implementations are made. The throughput improvements are 4-20 times compared with the software-based results. While the known software implementations do not achieve processing rates higher than 30 Mbits sec, our FPGA implementations achieve processing rates higher than 100 Mbits sec. For one reason, software implementations can not exploit the inherent parallelism of a cryptographic round. For another, the operations required by each cryptographic round can be executed more e ciently in FPGAs than in a general-purpose computer. The throughput speedup can be further improved for implementations that process multiple blocks of data see Section 3. By using a superior platform con guration than the reference platform of NIST e ciency testing, higher throughput can be achieved for the software implementations. However, even in this case, the speed-up of the FPGA implementations would be remarkable. On the other hand, the latency results would not be a ected since the fraction over the corresponding encryption time of one block of data would be the same.
FPGA Implementations Comparisons
In Table 14 , latency comparisons are made among the FPGA implementations. The comparisons are made in terms of absolute time and the ratio of the latency time to the time required to encrypt one block of data. The latter metric represents the capability of agile key-context switching with respect to the encryption rate. Clearly, Rijndael and Serpent a c hieve the lowest latency times while the latency times for RC6 and Two sh are higher by a factor of 2:5. As we h a v e mentioned in Section 4, the latency introduced by MARS is the highest. All the algorithms except MARS achieve latency time that is equal to the 7-25 of the time for encrypting a block of data.
In Table 15 , throughput comparisons are made among the FPGA implementations. The comparisons are made in terms of the encryption rate and the ratio of the encryption rate over the area requirements. The latter metric reveals the hardware utilization e ciency of each implementation.
Rijndael achieves the highest encryption rate due to the matching of its algorithmic characteristics with Moreover, Rijndael also achieves very ecient hardware utilization. The best hardware utilization is achieved by Serpent followed closely by Rijndael. The latter metric combines , for each algorithm, the computational demands in terms of an FPGA implementation with the inherent parallelism of the cryptographic round. Finally, i n T able 16, area comparisons are made among the FPGA implementations. The comparisons are made in terms of the total area as well as the area required by each of the key-setup and the cryptographic core circuits. Serpent and RC6 have the most compact implementations. Serpent also has the most compact cryptographic core circuit while RC6 has the most compact key-setup circuit. For the MARS block cipher, the result shown is based on an implementation that does not include the circuit for modifying the multiplication key-words 6 .
Conclusions
In this paper we h a v e provided precise time performance and area requirements results for the implementations of the ve nal AES candidates MARS, RC6, Rijndael, Serpent, and Two sh using FPGAs. To the best of our knowledge, we are not aware of any published extensive results for all the AES nal candidates. Our implementations show that, compared with software implementations NIST E ciency Test- Key-Scheduling ing 1 , superior performance can be achieved. In particular, the latency is reduced by a factor of 20-700 while the throughput speedup is 4-20. In addition, the key-setup process can be performed in parallel with the encryption process regardless the capability of the software implementation to support on-the-y key scheduling. Based on the time performance results, the Rijndael implementation achieves the highest encryption rate and the lowest latency time due to the ideal matching of its algorithmic characteristics with the characteristics of FPGAs.
The work reported here is part of the USC MAARCII project http: maarcII.usc.edu. This project is developing novel mapping techniques to exploit dynamic recon guration and facilitate run-time mapping using con gurable computing devices and architectures. The goal is to alleviate the long mapping time required by conventional CAD tools. Computational models and algorithmic techniques based on these models are being developed to exploit selfrecon guration using FPGAs. Moreover, a domainspeci c mapping approach is being developed to support instance-dependent mapping. Finally, the idea of active" libraries is exploited to develop a framework for automatic dynamic recon guration 3, 4 , 8 , 9 , 18 . 
